Advanced FPGA design : (Record no. 59241)
[ view plain ]
| 000 -LEADER | |
|---|---|
| fixed length control field | 09089nam a2201213 i 4500 |
| 001 - CONTROL NUMBER | |
| control field | 5201491 |
| 005 - DATE AND TIME OF LATEST TRANSACTION | |
| control field | 20200421114108.0 |
| 008 - FIXED-LENGTH DATA ELEMENTS--GENERAL INFORMATION | |
| fixed length control field | 071115t20152007njua ob 001 0 eng d |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | electronic |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| -- | paper |
| 020 ## - INTERNATIONAL STANDARD BOOK NUMBER | |
| ISBN | 9780470127896 |
| -- | electronic |
| 082 04 - CLASSIFICATION NUMBER | |
| Call Number | 621.39/5 |
| 100 1# - AUTHOR NAME | |
| Author | Kilts, Steve, |
| 245 10 - TITLE STATEMENT | |
| Title | Advanced FPGA design : |
| Sub Title | architecture, implementation, and optimization / |
| 300 ## - PHYSICAL DESCRIPTION | |
| Number of Pages | 1 PDF (xv, 336 pages) : |
| 505 0# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Preface -- Acknowledgments -- Chapter 1. Architecting Speed -- High Throughput -- Low Latency -- Timing -- Add Register Layers -- Parallel Structures -- Flatten Logic Structures -- Register Balancing -- Reorder Paths -- Summary of Key Points -- Chapter 2. Architecting Area -- Rolling-up the Pipeline -- Control Based Logic Reuse -- Resource Sharing -- Impact of Reset on Area -- Resources without Reset -- Resources without Set -- Resources without Asynchronous Reset -- Resetting RAM -- Utilizing Set/Reset Flip-Flop Pins -- Summary of Key Points -- Chapter 3. Architecting Power -- Clock Gating -- Clock Skew -- Managing Skew -- Gated Domains -- Input Control -- Reducing the Voltage Supply -- Dual-Edge Triggered Flip-Flops -- Modifying Terminations -- Summary of Key Points -- Chapter 4. Example Design: The Advanced Encryption Standard -- AES Architectures -- Compact Architecture -- Partially Pipelined Architecture -- Fully Pipelined Architecture -- Performance versus Area -- Other Optimizations -- Chapter 5. High Level Design -- Abstract Design Techniques -- Graphical State Machines -- DSP Design -- Software/Hardware Co-Design -- Summary of Key Points -- Chapter 6. Clock Domains -- Crossing Clock Domains -- Metastability -- Solution 1: Phase Control -- Solution 2: Double-flopping -- Solution 3: FIFO Structure -- Partitioning Synchronizer Blocks -- Gated Clocks in ASIC Prototypes -- Clocks Module -- Gating Removal -- Summary of Key Points -- Chapter 7. Example Design: I2S versus SPDIF -- I2S -- Protocol -- Hardware Architecture -- Analysis -- SPDIF -- Protocol -- Hardware Architecture -- Analysis -- Chapter 8. Implementing Math Functions -- Hardware Division -- Multiply and Shift -- Iterative Division -- The Goldschmidt Method -- Taylor and Maclaurin Series Expansion -- The CORDIC Algorithm -- Summary of Key Points -- Chapter 9. Example Design: Floating Point Unit -- Floating Point Formats -- Pipelined Architecture. |
| 505 8# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Verilog Implementation -- Resources and Performance -- Chapter 10. Reset Circuits -- Asynchronous versus Synchronous -- Problems with Fully Asynchronous Resets -- Fully Synchronized Resets -- Asynchronous Assertion, Synchronous Deassertion -- Mixing Reset Types -- Non-Resetable Flip-Flops -- Internally Generated Resets -- Multiple Clock Domains -- Summary of Key Points -- Chapter 11. Advanced Simulation -- Testbench Architecture -- Testbench Components -- Testbench Flow -- Main Thread -- Clocks and Resets -- Testcases -- System Stimulus -- Matlab -- Bus-functional Models -- Code Coverage -- Gate Level Simulations -- Toggle Coverage -- Run-Time Traps -- Timescale -- Glitch Rejection -- Combinatorial Delay Modeling -- Summary of Key Points -- Chapter 12. Coding for Synthesis -- Decision Trees -- Priority versus Parallel -- Full Conditions -- Multiple Control Branches -- Traps -- Blocking versus Nonblocking -- For Loops -- Combinatorial Loops -- Inferred Latches -- Functions -- Design Organization -- Partitioning -- Datapath versus Control -- Clock and Reset Structures -- Multiple Instantiations -- Parameterization -- Definitions -- Parameters -- Parameters in Verilog-2001 -- Summary of Key Points -- Chapter 13. Example Design: The Secure Hash Algorithm -- SHA-1 Architecture -- Implementation Results -- Chapter 14. Synthesis Optimization -- Speed versus Area -- Resource Sharing -- Pipelining, Retiming, and Register Balancing -- The Effect of Reset on Register Balancing -- Resynchronization Registers -- FSM Compilation -- Removal of Unreachable States -- Black Boxes -- Physical Synthesis -- Forward versus Back-Annotation -- Graph Based Physical Synthesis -- Summary of Key Points -- Chapter 15. Floorplanning -- Design Partitioning -- Critical Path Floorplanning -- Floorplanning Dangers -- Optimal Floorplanning -- Data Path -- High Fan-Out -- Device Structure -- Reusability -- Reducing Power Dissipation. |
| 505 8# - FORMATTED CONTENTS NOTE | |
| Remark 2 | Summary of Key Points -- Chapter 16. Place and Route Optimization -- Optimal Constraints -- Relationship between Placement and Routing -- Logic Replication -- Optimization across Hierarchy -- I/O Registers -- Pack Factor -- Mapping Logic into RAM -- Register Ordering -- Placement Seed -- Guided Place and Route -- Summary of Key Points -- Chapter 17. Example Design: Microprocessor -- SRC Architecture -- Synthesis Optimizations -- Speed versus Area -- Pipelining -- Physical Synthesis -- Floorplan Optimizations -- Partitioned Floorplan -- Critical Path Floorplan: Abstraction 1 -- Critical Path Floorplan: Abstraction 2 -- Chapter 18. Static Timing Analysis -- Standard Analysis -- Latches -- Asynchronous Circuits -- Combinatorial Feedback -- Event Driven Clocks -- Summary of Key Points -- Chapter 19. PCB Issues -- Power Supply -- Supply Requirements -- Regulation -- Decoupling Capacitors -- Concept -- Calculating Values -- Capacitor Placement -- Power Planes -- Modeling Signal Reflections -- Spice Simulations -- Configuration -- Debug -- Code Modifications -- FPGA Editor -- Placement -- Properties -- Routing -- ChipScope -- Identify -- Summary of Key Points -- Appendix A -- Appendix B -- Bibliography -- Index. |
| 520 ## - SUMMARY, ETC. | |
| Summary, etc | This book provides the advanced issues of FPGA design as the underlying theme of the work. In practice, an engineer typically needs to be mentored for several years before these principles are appropriately utilized. The topics that will be discussed in this book are essential to designing FPGA's beyond moderate complexity. The goal of the book is to present practical design techniques that are otherwise only available through mentorship and real-world experience. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| General subdivision | Design and construction. |
| 856 42 - ELECTRONIC LOCATION AND ACCESS | |
| Uniform Resource Identifier | http://ieeexplore.ieee.org/xpl/bkabstractplus.jsp?bkn=5201491 |
| 942 ## - ADDED ENTRY ELEMENTS (KOHA) | |
| Koha item type | eBooks |
| 264 #1 - | |
| -- | Hoboken, New Jersey : |
| -- | Wiley : |
| -- | c2007. |
| 336 ## - | |
| -- | text |
| -- | rdacontent |
| 337 ## - | |
| -- | electronic |
| -- | isbdmedia |
| 338 ## - | |
| -- | online resource |
| -- | rdacarrier |
| 588 ## - | |
| -- | Description based on PDF viewed 12/19/2015. |
| 650 #0 - SUBJECT ADDED ENTRY--SUBJECT 1 | |
| -- | Field programmable gate arrays |
| 695 ## - | |
| -- | Adders |
| 695 ## - | |
| -- | Algorithm design and analysis |
| 695 ## - | |
| -- | Analytical models |
| 695 ## - | |
| -- | Approximation algorithms |
| 695 ## - | |
| -- | Approximation methods |
| 695 ## - | |
| -- | Automation |
| 695 ## - | |
| -- | Bibliographies |
| 695 ## - | |
| -- | Capacitors |
| 695 ## - | |
| -- | Clocks |
| 695 ## - | |
| -- | Computer architecture |
| 695 ## - | |
| -- | Decision trees |
| 695 ## - | |
| -- | Delay |
| 695 ## - | |
| -- | Design automation |
| 695 ## - | |
| -- | Digital signal processing |
| 695 ## - | |
| -- | Encoding |
| 695 ## - | |
| -- | Encryption |
| 695 ## - | |
| -- | Field programmable gate arrays |
| 695 ## - | |
| -- | Generators |
| 695 ## - | |
| -- | Hardware |
| 695 ## - | |
| -- | Hardware design languages |
| 695 ## - | |
| -- | IEEE standards |
| 695 ## - | |
| -- | Image edge detection |
| 695 ## - | |
| -- | Indexes |
| 695 ## - | |
| -- | Industries |
| 695 ## - | |
| -- | Iterative algorithm |
| 695 ## - | |
| -- | Iterative methods |
| 695 ## - | |
| -- | Latches |
| 695 ## - | |
| -- | Layout |
| 695 ## - | |
| -- | Lead |
| 695 ## - | |
| -- | Logic gates |
| 695 ## - | |
| -- | Microprocessors |
| 695 ## - | |
| -- | NIST |
| 695 ## - | |
| -- | Niobium |
| 695 ## - | |
| -- | Optimization |
| 695 ## - | |
| -- | Performance evaluation |
| 695 ## - | |
| -- | Pipeline processing |
| 695 ## - | |
| -- | Pipelines |
| 695 ## - | |
| -- | Power dissipation |
| 695 ## - | |
| -- | Power supplies |
| 695 ## - | |
| -- | Protocols |
| 695 ## - | |
| -- | Radiation detectors |
| 695 ## - | |
| -- | Rails |
| 695 ## - | |
| -- | Read only memory |
| 695 ## - | |
| -- | Receivers |
| 695 ## - | |
| -- | Regions |
| 695 ## - | |
| -- | Registers |
| 695 ## - | |
| -- | Reliability engineering |
| 695 ## - | |
| -- | Resource management |
| 695 ## - | |
| -- | Routing |
| 695 ## - | |
| -- | Schedules |
| 695 ## - | |
| -- | Sections |
| 695 ## - | |
| -- | Shift registers |
| 695 ## - | |
| -- | Software |
| 695 ## - | |
| -- | Synchronization |
| 695 ## - | |
| -- | Threshold voltage |
| 695 ## - | |
| -- | Throughput |
| 695 ## - | |
| -- | Timing |
| 695 ## - | |
| -- | Topology |
| 695 ## - | |
| -- | Transient analysis |
| 695 ## - | |
| -- | Voltage control |
| 695 ## - | |
| -- | Wire |
No items available.