Normal view
MARC view
SystemVerilog (Computer hardware description language) (Topical Term)
Machine generated authority record.
Work cat.: (OSt): Pedroni, Volnei A., author. 2058, Finite state machines in hardware :