Digital Design with CPLD Applications and VHDL
By: Dueck, Robert, K.
Material type:
BookPublisher: Singapore Thomson 2002Description: xv+846p.,26X21Cms.ISBN: 981243108X.DDC classification: 621.395 D852
| Item type | Current location | Call number | Status | Date due | Barcode |
|---|---|---|---|---|---|
Books
|
CENTRAL LIBRARY | 621.395 D852 (Browse shelf) | Available | 074442 |
Browsing CENTRAL LIBRARY Shelves Close shelf browser
|
|
|
|
|
|
No cover image available | ||
| 621.395 C518 Unified Methods for VLSI Simulation and Test Generation | 621.395 C559 FPGA Prototyping by VHDL Examples | 621.395 D446 Synthesis of Arithmetic Circuits | 621.395 D852 Digital Design with CPLD Applications and VHDL | 621.395 H679 Full-Chip Nanometer Routing Techniques | 621.395 J52 Designing with FPGAs and CPLDs | 621.395 K12A Advances in Communication, Signal Processing,VLSI, and Embedded Systems Select Proceedings of VSPICE 2019 |
There are no comments for this item.