Vishwanathan, Bhat Satish  <br/><br/>
Design And Implementation Of A Timing Recovery Scheme For All Digital Receivers 

 - Surathkal  K.R.E.C  1998 
<br/><br/><label>Dewey Class. No.: </label>378.242 V85D